



2826  
PATENT APPLICATION  
Attorney Docket No.9903-045

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re application of: Sang-Ho Ahn, et al.

Serial No. 10/008,704

Examiner: Tran, Tan N

Filed: December 6, 2001

Group Art Unit: 2826

For: ULTRA-THIN SEMICONDUCTOR PACKAGE DEVICE AND  
METHOD FOR MANUFACTURING THE SAME

RECEIVED  
AUG 20 2002  
TECHNOLOGY CENTER 28000

TRANSMITTAL LETTER

Assistant Commissioner for Patents  
Washington, D.C. 20231

Enclosed for filing in the above-referenced application are the following:



Response to Restriction Requirement and Amendment to Specification



Return Post Card



20575

PATENT TRADEMARK OFFICE

Respectfully submitted,

MARGER JOHNSON & McCOLLOM, P.C.

Alan T. McCollom  
Reg. No. 28,881

MARGER JOHNSON & McCOLLOM, P.C.  
1030 SW Morrison Street  
Portland, OR 97205  
503-222-3613

I HEREBY CERTIFY THAT THIS COR-  
RESPONDENCE IS BEING DEPOSITED  
WITH THE UNITED STATES POSTAL  
SERVICE AS FIRST CLASS MAIL IN AN  
ENVELOPE ADDRESSED TO:  
☐ COMMISSIONER OF PATENTS AND  
TRADEMARKS, WASHINGTON D.C.  
20231  
☒ ASSISTANT COMMISSIONER FOR  
PATENTS, WASHINGTON D.C. 20231  
☐ ASSISTANT COMMISSIONER FOR  
TRADEMARKS, 2900 CRYSTAL DRIVE,  
ARLINGTON VA 22202-3513  
ON 8-5-02



PATENT APPLICATION  
Attorney Docket No.9903-045

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re application of: Sang-Ho Ahn, et al.

Serial No. 10/008,704

Examiner: Tran, Tan N

Filed: December 6, 2001

Group Art Unit: 2826

For: ULTRA-THIN SEMICONDUCTOR PACKAGE DEVICE AND  
METHOD FOR MANUFACTURING THE SAME

Assistant Commissioner for Patents  
Washington, D.C. 20231

RECEIVED  
AUG 20 2002  
TECHNOLOGY CENTER 2800

#6/a  
9/5/02  
Jwm

**RESPONSE TO RESTRICTION REQUIREMENT AND AMENDMENT TO THE  
SPECIFICATION**

Responsive to the Restriction Requirement, dated July 15, 2002, Applicant hereby  
elects Group I (claims 1-29 and 50-53), without traverse.

IN THE SPECIFICATION

On page 1, line 18-21, please replace the paragraph as follows:

a1 Fig. 1 is a cross-sectional view of a conventional IC device in which semiconductor  
chips are mounted on both sides of a lead frame in order to improve a mounting density of the  
package. This package structure is disclosed, for instance, in Japanese Utility Model  
Publication No. 62-147360.